Re: [OT] Crazy idea: Design open-source graphics chip - DONE

• Previous message: Andrew Morton: "Re: [PATCH] missing export of cpu_2_node"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

To: linux-kernel@vger.kernel.org
Date:	Fri, 30 Jan 2004 21:53:53 +0100

Not so crazy - it is already done :-)

http://www.opencores.org/projects/vga_lcd/

FEATURES

CRT and LCD display support
24bit Standard VGA interface
Separate VSYNC/HSYNC and combined CSYNC synchronization signals
Composite BLANK signal
TripleDisplay support
12bit Interface
Compatible with DVI transmitters and 12bit VGA ADCs
4 different output modes
Can be used simultaneous with the 24bit interface
User programmable video resolutions
User programmable video timing
User programmable video control signals polarization levels
32bpp, 24bpp and 16bpp color modes
8bit gray-scale and 8bit pseudo-color modes
Supports video- and/or color-lookup-table bankswitching during vertical
retrace
32bit WISHBONE revB.3 compliant slave and master interfaces
Operates from a wide range of input clock frequencies
Static synchronous design
Fully synthesizeable

STATUS

VGA/LCD core v2.0 is ready and available in verilog from OpenCores CVS via
cvsweb or via cvsget.
Low level abstraction layer available in C from CVS.
Character simulation software is currently under development.

But to get a board that gives you anything more than a cheap old VGA board
the XServer should be running on the board! (PowerPCs are good for embedding)
But for some applications you might need to talk directly to the frame
buffer...

/RogerL

-- 
Roger Larsson
Skellefteċ
Sweden
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

• Previous message: Andrew Morton: "Re: [PATCH] missing export of cpu_2_node"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Relevant Pages

• Re: Embedded clocks
  ... Without more info on the protocol on the SPI ports, ... essense a multiplexer
  and demultiplexer of several signals. ... Each interface has an SPI port with a
  CE since it drives multiple ... (comp.arch.fpga)
• Re: [patch 6/9] signalfd/timerfd v1 - timerfd core ...
  ... It's a *classic* case of an interface that tries to do everything under ...
  No argument here -- just about everything related to signals is stupidly ... Conceptually,
  struct sigevent ... messages queues, not just timers. ... (Linux-Kernel)
• Re: Xilinx, MIG, UCF: timing constraints for DDR2 DRAM
  ... address signals to be retimed and they could therefore not be packed into an ...
  interface, generated with the Xilinx Memory Interface Generator. ... What is the best way
  to define setup/hold times for the I/O pads? ... A and the DRAM clocks CK) ...
  (comp.arch.fpga)
• Re: [take24 0/6] kevent: Generic event handling mechanism.
  ... Event notification is not dropped - thread was awakened, kernel task is ...
  since it will not be copied into signal mask. ... Avoiding these callbacks would help reducing
  the kernel interface, ... queue where currently signals would be sent et voilà.
  ... (Linux-Kernel)
• Re: [patch 14/22] pollfs: pollable futex
  ... I thought you were talking about the poll/epoll interface in general, ... We
  cannot change that cost. ... AIO, that is included in your blob interface, but why?
  ... The 20 lines AIO patch I posted, simply signals to an eventfd when the ... (Linux-Kernel)