Re: [patch] voluntary-preempt-2.6.9-rc1-bk4-Q5

From: Ingo Molnar (mingo_at_elte.hu)
Date: 08/31/04

  • Next message: Duncan Sands: "Re: external modules make clean doesn't do much" 
    Date:	Tue, 31 Aug 2004 22:09:12 +0200
To: Lee Revell <rlrevell@joe-job.com>

    * Ingo Molnar <mingo@elte.hu> wrote:

    > it's more complex than that - MTRR's are caching attributes that the
    > CPU listens to. Mis-setting them can cause anything from memory
    > corruption to hard lockups. The question is, does any of the Intel (or
    > AMD) docs say that the CPU cache has to be write-back flushed when
    > setting MTRRs, or were those calls only done out of paranoia?

    the Intel docs suggest a cache-flush when changing MTRR's, so i guess
    we've got to live with this. _Perhaps_ we could move the cache-disabling
    and the wbinvd() out of the spinlocked section, but this would make it
    preemptable, possibly causing other tasks to run with the CPU cache
    disabled! I'd say that is worse than a single 0.5 msec latency during
    MTRR setting.

            Ingo
    -
    To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
    the body of a message to majordomo@vger.kernel.org
    More majordomo info at http://vger.kernel.org/majordomo-info.html
    Please read the FAQ at http://www.tux.org/lkml/

  • Next message: Duncan Sands: "Re: external modules make clean doesn't do much"

    Relevant Pages

    • mptscsih: ioc1: attempting task abort! (sc=d6e8a980)
      ... CPU 2: Machine Check Exception: 0000000000000004 ... OEM ID: INTEL Product ID: Bridge CRB APIC at: 0xFEE00000 ... CPU: Trace cache: 12K uops, ... SCSI device sda: 287132440 512-byte hdwr sectors ...
      (Linux-Kernel)
    • Sudden Reboot - Dell Dimension XPS
      ... 12MB Radeon 9800 Graphics Card ... The first event is my Intel Network card - E100B. ... a microcode update that is not applied by the computer's basic input/output ... Write down the following CPU information for each processor:o CPU Family ...
      (microsoft.public.windowsxp.hardware)
    • Re: Segmentation in real mode
      ... Other points to note is that the "segment registers" were introduced by ... Intel _SOLELY_ for the purpose of being the "upper part" of an address (not ... change the CPU, stick it a soundcard, etc....that you could slowly ...
      (alt.lang.asm)
    • DRM, Intel, Sony, virtualization and backdoors
      ... to my naive eye this is strikingly similar to Intel's DRM ... «While Intel steered clear of mentioning the new DRM ... technology at its Australian launch of the new products, ... that's is not merely a CPU id. ...
      (comp.os.linux.powerpc)
    • [SLE] 9.0 pro install hangs on ide detection
      ... 00:1f.1 IDE interface: Intel Corp. 82801EB Ultra ATA Storage Controller ... CPU: Trace cache: 12K uops, ... PCI: PCI BIOS revision 2.10 entry at 0xf0031, ...
      (SuSE)