Re: [RFC] PCI bridge driver rewrite

From: Adam Belay (abelay_at_novell.com)
Date: 03/01/05

  • Next message: Lee Revell: "Re: Multichannel audio ?" 
    To: Russell King <rmk+lkml@arm.linux.org.uk>
Date:	Mon, 28 Feb 2005 18:50:38 -0500

    On Thu, 2005-02-24 at 10:03 +0000, Russell King wrote:
    > On Thu, Feb 24, 2005 at 01:22:01AM -0500, Adam Belay wrote:
    > > 5.) write a bridge driver for Cardbus hardware
    >
    > We have this already - it's called "yenta".

    Yes, I'm aware. It should read:

    5.) adapt the Yenta driver to the new PCI bus class

    :)

    >
    > What you need to be aware of is that cardbus hardware is special - it
    > may change its resource requirements at any time, both in terms of the
    > number of BUS IDs it wishes to consume, and the number and size of
    > IO and memory resources.

    We can have default sizes allocated for these windows. Maybe, we'll
    even have rebalancing at some point.

    As for BUS IDs, I'm not sure about the best behavior. I don't really
    like reserving 4 positions like we do now. It has a tendency to create
    conflicts, and seems to be unnecessary. How common are PCI bridge
    devices that attach to cardbus controllers? Does the BIOS ever
    preconfigure the cardbus bridge for this situation? I think it's
    important that we get bus numbering correct. Some hardware has problems
    now.

    >
    > Note also that if a cardbus bridge isn't on the root bus (it happens on
    > some laptops) these resource changes may impact on upstream bridges and
    > devices.
    >

    Yeah, also legacy resources can't pass through properly if the parent
    bridge isn't transparent. Complex bus topologies make the problem much
    more difficult when legacy hardware is involved.

    Thanks,
    Adam

    -
    To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
    the body of a message to majordomo@vger.kernel.org
    More majordomo info at http://vger.kernel.org/majordomo-info.html
    Please read the FAQ at http://www.tux.org/lkml/

  • Next message: Lee Revell: "Re: Multichannel audio ?"

    Relevant Pages

    • Re: PROBLEM: Devices behind PCI Express-to-PCI bridge not mapped
      ... Well, that would be right, because the parent of that bridge doesn't seem ... Normally on PC's we let the BIOS worry about PCI bridge resource ... otherwise x86 won't have even linked in the bus ...
      (Linux-Kernel)
    • Re: configuring if_bridge with stp at boot in /etc/rc.conf
      ... To re-iterate, when I try to activate the bridge with STP parameters in rc.conf, one of the bridge interfaces goes into forwarding mode, but the other interfaces remains in disabled mode. ... port 3 priority 10 path cost 10 forwarding ... # Power management support ... # PCI Ethernet NICs that use the common MII bus controller code. ...
      (freebsd-net)
    • Re: How PC parallel port Is connected internally?
      ... P II, III, and IV chips all use a front side bus to communicate with ... chipset (that provides the PCI, AGP, and sideband channel pins, as ... A bus transaction from the cpu consisted of a transaction phase, ... On the "other side" of the chipset chips (north bridge) was the PCI ...
      (comp.arch.embedded)
    • Re: [RFC][PATCH] Add PCI<->PCI bridge driver [4/9]
      ... I'll be redoing most of the bus ... When bound to its device PCI bridge drivers will add their current ...
      (Linux-Kernel)
    • Re: [RFC&PATCH 1/2] PCI Error Recovery (readX_check)
      ... This document describes about the implementation and usage of driver APIs ... Generally, system has multiple PCI buses, every bus could have multiple ... Often host bus bridge(Host-to-PCI bridge, connecting PCI system to the host) ... and bridge has 2 sets of status register for both of its neighbor buses. ...
      (Linux-Kernel)