Re: Is notify_die being overloaded?

On Mon, Apr 17, 2006 at 05:52:10PM +1000, Keith Owens wrote:

[*] It does not help that IA64 break.b <n> does not store the value of
<n> in cr.iim. All break.b values look like break.b 0. There used
to be code in traps.c to detect this and extract the value of
break.b, but a kprobes patch removed that code.
Yes, Kprobes code removed it because, by the time this cpu reads the ia64 instruction
to decode the break value, at the same time on the other cpu, due to unregister_kprobes()
call, this instruction might be replace with the original instruction. Hence the
reading/decoding the instruction might result in wrong break number. So not a good idea to
decode the instruction.

-Anil
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/

Relevant Pages

  • Re: Template bits for faster decode
    ... offsets internal to the preceding instruction can be flushed. ... Assuming we do not parallel decode anything with a legacy prefix, ... However for x64 we should assume almost everything has a rex prefix ... so the opcode is position 2 or 3 or 4. ...
    (comp.arch)
  • Re: How to speed up a hash function
    ... imul eax, eax, 40543 ... will convert into an internal 3-operand add instruction. ... I write out the first field, the decode cycle, first. ...
    (comp.lang.asm.x86)
  • Re: Template bits for faster decode
    ... This might also justify relatively limited predecode ... where the register IDs are; ... stage to decode pipeline is about 1%-ish ... you are making an in-order short pipeline then instruction ...
    (comp.arch)
  • Re: Template bits for faster decode
    ... somewhat fast and narrow interface to L2; so predecode ... where the register IDs are; ... stage to decode pipeline is about 1%-ish ... you are making an in-order short pipeline then instruction ...
    (comp.arch)
  • Re: Fetch One Byte Is A Big Mistake
    ... > I don't like the way how CPU is designed. ... If the particular address being executed is already in the L1 cache go to ... The instruction decoder selects a 16-byte window to decode. ...
    (comp.lang.asm.x86)