Re: GPLv3 Position Statement





On Wed, 27 Sep 2006, Krzysztof Halasa wrote:
And it not at all uncommon to have a flash that simply cannot be upgraded
without opening the box. Even a lot of PC's have that: a lot (most?) PC's
have a flash that has a separate _hardware_ pin that says that it is
(possibly just partially) read-only. So in order to upgrade it, you'd
literally need to open the case up, set a jumper, and _then_ run the
program to reflash it.

I think this is history. Yes, late 486s and Pentiums (60 and 66?)
had a jumper protecting the flash. It's not true since ca. "Pentium 75+"
days - while many boards use "bootblock" chips, it's (almost?) always
unprotected (at most it just requires setting some GPIO pin(s)). The
rest of flash obviously has to be R/W to support the ESCD etc.

You're probably right. The pin still exists on the flash chips, but most
of the time on PC's at least the writability is software-controlled.

I think the hatred of pins became so high that it became almost
unacceptable for motherboard designers to add them on PC's. Nobody wants
to open their case any more ;)

But the whole point was to just show how silly the whole "upgradable" vs
"not upgradable" discussion is. We're literally talking about something
where apparently it matters to the GPLv3 whether a pin on a chip is
connected to software or hardware (or not at all). Is that sane?

So if it's "hardware-controlled", it would be ok (because it's not meant
to be upgraded at all)? But if it's software-controlled it is not? A set
of rules that require this kind of nitpicking is just broken.

Linus
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/



Relevant Pages

  • Re: OT TAN: POS Data Mining (was Re: Google at the Pump?!)
    ... Scott in SoCal wrote: ... I've never heard of a flash memory chip that was "write once." ... Can you even buy the blank chips these ... and you can still upgrade using a bootloader. ...
    (rec.autos.driving)
  • Re: X-Mega AVRs are here!
    ... Flash /SRAM/EEPROM ... The pinout allows a design to use 44,64 and 100 pin concentric pads ... all I/O ports, Larger devices will have extra ports, not different ... making R24:R25 a forth pointer register would be a big help. ...
    (comp.arch.embedded)
  • Did the power of youth fix my Flash?
    ... I've been having issues with my Willams Flash pin for a while now. ... bad switch affecting the 2x and 3x bonus and my 5 bank drop targets ... Okay more work to do...including tracking down that bonus ...
    (rec.games.pinball)
  • [patch 2.6.14-rc6-git 4/6] SPI m25p flash protocol driver
    ... This was originally a driver for the ST M25P80 SPI flash. ... It's beenupdated slightly to handle other M25P series chips. ...
    (Linux-Kernel)
  • Re: IPSM & P30
    ... in managed area in order of IPSM to work. ... area extended to the end of flash. ... My flash chips are beggining with the address 0x98300000. ... of offset */ ...
    (microsoft.public.windowsce.platbuilder)