Re: [BUGFIX]{PATCH] flush icache on ia64 take2

KAMEZAWA Hiroyuki wrote:

But is it too costly that flushing icache page only if a page is newly
installed into the system (PG_arch1) && it is mapped as executable ?

Well it was a bit long time ago, I measured on a Tiger box with
CPUs of 1.3 GHz:

Flushing a page of 64 Kbytes, with modified data in D-cache
(it's slower that not having modified data in the D-cache):

13.1 ... 14.7 usec.

You may have quicker machines, but having more CPUs or a NUMA architecture
can slow it down considerably:
- more CPUs have to agree that that's the moment to carry out a flush
- NUMA adds delay

We may have, say 1 Gbyte / sec local i/o activity (using some RAIDs).
Assume a few % of this 1 Gbyte is the program execution, or program swap in.
It gives some hundreds of new exec pages / sec =>
some msec-s can be lost each sec.

I can agree that it should not be a big deal :-)

I don't want to leak this (stupid) corner case to the file system layer.
Hmm...can't we do clever flushing (like your idea) in VM layer ?

As the VM layer is designed to be independent of the page read in stuff...

Thanks,

Zoltan
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/

Relevant Pages

  • Re: Fulltext search too slow
    ... MAXDOP to the number of physical CPUs, ... It was the very first search, and also returned a lot of results - maybe ... catalog caching included in it's execution time. ... hits will vary in latency between 1 and 20 seconds (and it is not ...
    (microsoft.public.sqlserver.fulltext)
  • Re: Disobeying jet engines - why?
    ... This really isn't a particularly good example because on a lot of CPUs there is an almost 1 to 1 correspondence between each line of C here and an assembler instruction. ... I challenge the ASM will do everything you need crowd to write a QUINE in their favourite assembler language. ... The errata lists are surprisingly short considering how much clever stuff like register colouring and speculative execution is going on the background to keep the thing fully utilised at every clock cycle. ...
    (sci.electronics.design)
  • Re: CPU that will not execute data?
    ... Only CPUs in von Neumann architecture have those problems, ... what you're meaning is the idea to prevent the execution of ...
    (comp.security.misc)
  • Re: Possible instruction pipelining problem between HTs on the same die ? (fwd)
    ... > write ordering between physical cpus, not between logical HT cpus, ... independence from the fence instructions: ... execution of a memory-reading instruction is quite different from ... speculative prefetch into a cache. ...
    (freebsd-hackers)