Re: [RFC Patch 1/9] Introducing generic hardware breakpoint handler interfaces
- From: "K.Prasad" <prasad@xxxxxxxxxxxxxxxxxx>
- Date: Wed, 17 Dec 2008 09:17:03 +0530
On Thu, Dec 04, 2008 at 11:38:17AM -0800, David Daney wrote:
K.Prasad wrote:
[...]
+ * len and type values are defined in include/asm/hw_breakpoint.h.
+ * Available values vary according to the architecture. On i386 the
+ * possibilities are:
+ *
+ * HW_BREAKPOINT_LEN_1
+ * HW_BREAKPOINT_LEN_2
+ * HW_BREAKPOINT_LEN_4
+ * HW_BREAKPOINT_LEN_EXECUTE
+ * HW_BREAKPOINT_RW
+ * HW_BREAKPOINT_READ
+ * HW_BREAKPOINT_EXECUTE
+ *
+ * On other architectures HW_BREAKPOINT_LEN_8 may be available, and the
+ * 1-, 2-, and 4-byte lengths may be unavailable. There also may be
+ * HW_BREAKPOINT_WRITE. You can use #ifdef to check at compile time.
+ */
On MIPS we support breakpoint lengths that are powers of 2 between 8 and
4096. Do you really want symbolic values for these? The debuggers have
to do calculations with the length values, so translating between the
symbolic values and numeric values would be tedious at best.
David Daney
Given that the possible values for length are finite and small on
x86(just three of them), it was chosen to be defined as constants.
For architectures such as MIPS where a range of lengths can be possibly
monitored using HW Breakpoints, the arch_validate_hwbkpt_settings()
maybe suitably written to validate the input and the 'length' may also
be specified in numeric terms to the kernel interface (say
register_kernel_hw_breakpoint()).
Thanks,
K.Prasad
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
- References:
- Prev by Date: Re: [RFC PATCH crypto] AES: Add support to Intel AES-NI instructions
- Next by Date: Re: [PATCH 0/7] Ksplice: Rebootless kernel updates
- Previous by thread: Re: [RFC Patch 1/9] Introducing generic hardware breakpoint handler interfaces
- Next by thread: [RFC Patch 2/9] x86 architecture implementation of Hardware Breakpoint interfaces
- Index(es):
Relevant Pages
|
Loading