Re: [PATCH 5/6] MIPS: perf: Add support for 64-bit perf counters.
- From: David Daney <ddaney@xxxxxxxxxxxxxxxxxx>
- Date: Thu, 20 Jan 2011 09:48:53 -0800
On 01/20/2011 02:06 AM, Deng-Cheng Zhu wrote:
2011/1/7 David Daney<ddaney@xxxxxxxxxxxxxxxxxx>:@@ -294,14 +519,29 @@ static void mipspmu_read(struct perf_event *event)
static void mipspmu_enable(struct pmu *pmu)
{
- if (mipspmu)
- mipspmu->start();
+#ifdef CONFIG_MIPS_MT_SMP
+ write_unlock(&pmuint_rwlock);
+#endif
+ resume_local_counters();
}
When working with CONFIG_MIPS_MT_SMP, the compiler says 'pmuint_rwlock
undeclared' because of its improper place of definition.
OK, I will try to fix it.
@@ -1550,10 +1462,30 @@ init_hw_perf_events(void)
return -ENODEV;
}
- if (mipspmu)
- pr_cont("%s PMU enabled, %d counters available to each "
- "CPU, irq %d%s\n", mipspmu->name, counters, irq,
- irq< 0 ? " (share with timer interrupt)" : "");
+ mipspmu.num_counters = counters;
+ mipspmu.irq = irq;
+
+ if (read_c0_perfctrl0()& M_PERFCTL_WIDE) {
+ mipspmu.max_period = (1ULL<< 63) - 1;
+ mipspmu.valid_count = (1ULL<< 63) - 1;
+ mipspmu.overflow = 1ULL<< 63;
+ mipspmu.read_counter = mipsxx_pmu_read_counter_64;
+ mipspmu.write_counter = mipsxx_pmu_write_counter_64;
+ counter_bits = 64;
+ } else {
+ mipspmu.max_period = (1ULL<< 32) - 1;
+ mipspmu.valid_count = (1ULL<< 31) - 1;
+ mipspmu.overflow = 1ULL<< 31;
+ mipspmu.read_counter = mipsxx_pmu_read_counter;
+ mipspmu.write_counter = mipsxx_pmu_write_counter;
+ counter_bits = 32;
+ }
+
+ on_each_cpu(reset_counters, (void *)(long)counters, 1);
+
+ pr_cont("%s PMU enabled, %d %d-bit counters available to each "
+ "CPU, irq %d%s\n", mipspmu.name, counters, counter_bits, irq,
+ irq< 0 ? " (share with timer interrupt)" : "");
perf_pmu_register(&pmu);
perf_pmu_register(&pmu) should be now changed to perf_pmu_register(&pmu,
"cpu", PERF_TYPE_RAW).
Yes, I already have that locally.
David Daney
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
- References:
- [PATCH 0/6] MIPS: perf: Make perf work for 64-bit/Octeon counters.
- From: David Daney
- [PATCH 5/6] MIPS: perf: Add support for 64-bit perf counters.
- From: David Daney
- Re: [PATCH 5/6] MIPS: perf: Add support for 64-bit perf counters.
- From: Deng-Cheng Zhu
- [PATCH 0/6] MIPS: perf: Make perf work for 64-bit/Octeon counters.
- Prev by Date: [BUG] 2.6.38-rc1-git1: hard lockup related to i915 / automated cgroup scheduling
- Next by Date: Re: [PATCH] ARM: mm: Regarding section when dealing with meminfo
- Previous by thread: Re: [PATCH 5/6] MIPS: perf: Add support for 64-bit perf counters.
- Next by thread: [PATCH 2/6] MIPS: Add accessor macros for 64-bit performance counter registers.
- Index(es):