intel x86 instruction "cli"

From: tcs (dzshen_at_winbond.com.tw)
Date: 03/18/04 

Date: Thu, 18 Mar 2004 22:39:58 +0800

Hi:
  I read instruction manual that "cli" instruction disables maskable
interrupt. After reading more information about interrupt, I am a little
confused about the "cli" instruction.

  When a piece of hardware generates interrupt, it asserts a wire which
connects to interrupt controllers, if this interrupt controllers is not told
to filter all interrupts then a wire from interrupt controller to CPU is
asserted.

  OK, here is my question. When x86 executes "cli" instruction, does CPU
itself ignore the interrupt or the interrupt controller screen the interrupt
from arriving CPU?

thanks in advance

tcs

Relevant Pages

  • Re: IAR MSP430 compiler problem
    ... Does anybody knows how to force compiler to use call instruction ... to next instruction after Spin function..... ... Interrupts are inherently asynchronous - if the thread can be suspended by an interrupt function, ...
    (comp.arch.embedded)
  • Re: IAR MSP430 compiler problem
    ... Does anybody knows how to force compiler to use call instruction ... to next instruction after Spin function..... ... But it doesn't actually co-operate - an eternal loop is not co-operative, even if it you cheat and break out using interrupts. ... Interrupts are inherently asynchronous - if the thread can be suspended by an interrupt function, ...
    (comp.arch.embedded)
  • Re: speculative o-o-o execution of *special* instructions?
    ... multiple exceptions from multiple instructions sources which might be ... present in some or other stage of pipeline, ... pipeline stages that instruction may demand before dispatching it to the ... A common one occurs in interrupt handling on many ...
    (comp.arch)
  • Dredge Up ADSP-21161 RTI(DB) Thread
    ... We chose to use the provided interrupt() handling for all of our ... mode and a delayed RTI instruction. ... On the SHARC, when certain interrupts are received, the MODE1 and ASTAT ... register, namely one instruction cycle. ...
    (comp.dsp)
  • Re: Hardware divide and SQRT
    ... >>referred to in the Itanium docs (presumably analogous to the old FPREM in ... >At least IEEE 754 doesn't specify which REMAINDER! ... >>really mean "not so slow that it couldn't be a single instruction that you ... >I think that you have the wrong scale for interrupt timings. ...
    (comp.arch.arithmetic)
Loading