Re: Linux interrupt

From: Park Sung-jae (darkpgm_at_kornet.net)
Date: 10/30/05 

Date: Sun, 30 Oct 2005 22:59:48 +0900

Peter wrote:
> Hi all:
> I read some articles about Linux interrupt mechanism. but I still
> don't know clearly the handling process when interrupt happens. Maybe I
> don't familiar with some hardwares interrupting refered to, such as
> IRQ, PIC... a hardware associated with a device(interrupt controler?),
> and so on. could somebody instruct me on these topics or some learning
> advices? I've confused them for some days.
> Thanks.
>

hi.
What kind of interrupt do you want to know?

system call?
trap?
nmi?

and, is that machine based on x86?
if that machine is based on x86, you can get the manual for x86. intel
supports them for the developer.(also you can get the other machine's
manual from there own publisher)

here I have some explains for you..

first,.

all interrupts are registered in IDT.
its base addres is stored in "idtr" register,. you can read that
register in the ring0, using "sidt" instruction.

the first entry of IDT is "Divide error EXCEPTION"
it is an interrupt of s/w

..

if you want to know more detail information.
I recommend to you to trying to get the manual for your machine..(CPU)

Relevant Pages

  • [patch 2.6.27-rc8-git] add drivers/mfd/twl4030-core.c
    ... This patch adds the core of the TWL4030 driver, ... There are some known issues with this core code. ... * often at around 3 Mbit/sec, including for interrupt handling. ... and exports register access primitives. ...
    (Linux-Kernel)
  • Re: Blue Chip Technology + MagnumX?
    ... store 1 byte pin state register and 32 bit counter value. ... refreshed and depending on the type this is done autmatically by hardware ... See above about code in interrupt handler and performance issues. ... Get the designer of the board generating the digital inputs to ...
    (comp.arch.embedded)
  • Re: AMD to leave x86 behind?
    ... >> It sounds like you are referring to ARMs bank switched register set. ... >> Those are fine if you don't have many interrupt priority levels. ... > and FIQ bank switches. ... Only FIQ is weird. ...
    (comp.arch)
  • Re: GIISR_INFO Struct
    ... Just want to clarify a bit, This particular device has 2 Interrupt ... I think perhaps you are confusing what you have to do in an ISR and an ... register pending/enable mask pair which is what GIISR is set up for. ...
    (microsoft.public.windowsce.platbuilder)
  • Re: talking to CTK 571 synthesizer
    ... book on digital logic and computer design and my copy of the 2d ... consists of the THR and a transmitter shift register. ... Register Empty interrupt by setting bit 1 of the Interrupt Enable ...
    (comp.sys.ibm.pc.hardware.misc)