Re: booting linux on arm problem

Found the source code for causing the above problem:
1. in code start_kernel/printk/vprintk/_spin_unlock_irqrestore, there
is a "MSR CPSR_c, r4" instruction which changes the CPSR mode from SVC
(supervisor) mode to reserved mode (which is not defined in ARM).
2. sp and lr values are changed to their values in the reserved mode,
which both of them are 0.
3. the next instruction after the MSR instruction is a pop stack
instruction, which pops stack sp at address 0x0, therefore, the
0xea00009a was popped to PC.
Still not clear 1) should the processor always be in SVC mode when
starting the kernel?

.

Relevant Pages

  • RE: COND CODE 3592
    ... directly at an SVC 3 instruction. ... XCTL, or any of the mechanisms for scheduling IRBs, or any type 2-4 SVC ... If you want to know your TCB is a job step TCB, ... For IBM-MAIN subscribe / signoff / archive access instructions, ...
    (bit.listserv.ibm-main)
  • Re: System completion code FCD
    ... Fnn ... Supervisor Call (SVC) instruction. ... completion code X'F0D' means that the error occurred while the system ...
    (bit.listserv.ibm-main)
  • svchost.exe application error
    ... I keep getting svc application error dialog box. ... says "instruction "xxxx" referenced memory at "xxxx" could ... Beth ...
    (microsoft.public.win2000.applications)