Re: off topic: LCD Terminal

From: Shmuel (Seymour J.) Metz (spamtrap_at_library.lspace.org.invalid)
Date: 02/21/05 

Date: Mon, 21 Feb 2005 13:41:00 -0500

In <cv19nm$7b$1@theodyn.ncf.ca>, on 02/17/2005
   at 05:23 AM, et472@FreeNet.Carleton.CA (Michael Black) said:

>There was a time when long shift registers were used,

The UNIVAC 1 used tanks of Mercury; I'm not sure whether you consider
acoustic delay lines to be shift registers. The most common memory
prior to the advent of core was drums, where you had to worry about
latency if timing was important. Once core became common, most memory
was RAM, be it core, thin film or semiconductor, although there was
some block oriented random access memory (BORAM) on the market. 

-- 
Shmuel (Seymour J.) Metz, SysProg and JOAT  <http://patriot.net/~shmuel>
Unsolicited bulk E-mail subject to legal action.  I reserve the
right to publicly post or ridicule any abusive E-mail.  Reply to
domain Patriot dot net user shmuel+news to contact me.  Do not
reply to spamtrap@library.lspace.org

Relevant Pages

  • Re: "kern", "kernel", "nucleus", "core"
    ... but not "kern"; ... core", and the whole thing was called a "magnetic core memory". ... As it was the only kind of main memory in common use, ...
    (alt.usage.english)
  • Re: Chucks plan
    ... Still, the external memory bus on the Intellasys I am interested what in particularly stopped it from having an automated memory bus, rather than the software driven bus? ... I asked the above separately, because potentially being on one core, it is not such a bottle next to every other core, and can drag in data faster, however, I am interested in how this played into the design? ... I would have expected that a word could have been dumped to the serial bus (link wakes up other core with first bit, core software reads port to tos, other bits automatically follow/streamed across and dumped into tos) and it streamed across to the receiving core at 700mhz*18, well within the boundaries of present intra chip busses. ...
    (comp.lang.forth)
  • Re: Chucks plan
    ... from having an automated memory bus, rather than the software driven bus? ... design was different, had to be designed separately, had ... This required predicting which memory chips will be most ... done with a Forth core and software this way. ...
    (comp.lang.forth)
  • Re: memory could not be "read"
    ... then the game will shut down after I press ok. ... Memory: 2048MB RAM ... Prime95, only runs two copies on a dual core processor for better testing. ...
    (microsoft.public.windowsxp.hardware)
  • Re: [opensuse] Re: RAM
    ... The more cores contending for memory access, ... go with the high-speed dual core rather than the low-speed ... Some instruction mixes have a much higher ratio of CPU internal instruction cycles to memory accesses than others. ... [I have a long story about how the execution time of an analyst's ...
    (SuSE)