Re: Debian Sarge: Intermittent random crashes



Peter T. Breuer wrote:
BlueGecko <bluegeckoNoSpmAbse@xxxxxxxxx> wrote:

My BIOS settings are much conservative (no overclocking, no hyperthreading etc.).

Then clock it down and check your heat sink and fan.


The clock is just at the standard rate.


That's what I SAID. Clock it down.

Now I'm curious, what diagnostic info will he gain from running the clock below spec? The CPU and M/B temps are within normal range, and I assume you're not suggesting running that way, any more than you would "fix" a car backfire at highway speed by only driving at 30.


I would have him reseating every data and power cable, including power supply, and put a meter on the power supply under load. Noise and/or low voltage under CPU+disk load is possible in this case.

I don't disagree that this is almost certainly hardware, but even if the system runs stable at below spec speed I'm not ture it helps fix the problem.

--
bill davidsen
  SBC/Prodigy Yorktown Heights NY data center
  http://newsgroups.news.prodigy.com
.



Relevant Pages

  • Re: [patch 00/21] hrtimer - High-resolution timer subsystem
    ... The more I read the spec the more I think the current ... than the resolution of the clock in order to avoid the wrong accounting ... > times to absolute times) but this introduces problems because the ... implementation by putting the relative timers on the monotonic list. ...
    (Linux-Kernel)
  • Re: AMD to integrate PCIe into CPU
    ... >>>overhead in encoding parallel data into serial data, embedding clock ... Yeah the spec is better but looooong and I'm lazy and not able to see PCIe ... >The real latency difference comes in error control. ... >skew and tolerance at the board level. ...
    (comp.sys.ibm.pc.hardware.chips)
  • Re: Using (various stuff) to expand PIC outputs
    ... be if it used differential signaling. ... line each for signal, shift clock, and latch clock? ... your spec NOW or you'll likely get bitten in the ass. ... The aforementioned signal concerns, conservative design, and a potential ...
    (sci.electronics.design)
  • Re: Using (various stuff) to expand PIC outputs
    ... line each for signal, shift clock, and latch clock? ... your spec NOW or you'll likely get bitten in the ass. ... You need to stop and think hard and *define* your required maximum data rate. ... to design kit without a defined spec is a mug's game. ...
    (sci.electronics.design)