Re: Debian Sarge: Intermittent random crashes

Bill Davidsen <davidsen@xxxxxxxxxxxxxxxxxxxxx> wrote:
> Peter T. Breuer wrote:
>> BlueGecko <bluegeckoNoSpmAbse@xxxxxxxxx> wrote:
>>
>>>>>My BIOS settings are much conservative (no overclocking, no
>>>>>hyperthreading etc.).
>>>>
>>>>Then clock it down and check your heat sink and fan.
>>
>>
>>>The clock is just at the standard rate.
>>
>>
>> That's what I SAID. Clock it down.

> Now I'm curious, what diagnostic info will he gain from running the
> clock below spec?

The near certainty that it ain't heat or logic problems with the cpu
that is his mocker. One can only check hardware by swapping it in and
out - if he doesn't have another equal cpu to swap with, then the second
best he can do by way of eliminating it as a pssible cause is clock it
down.

> I would have him reseating every data and power cable, including power
> supply, and put a meter on the power supply under load. Noise and/or low
> voltage under CPU+disk load is possible in this case.

I would also suggest that he checks he has a kernel that is compiled for
his cpu - not a more modern one! Strange instructions do bad things.
But it was a P4 as I recall - so likely no dice there..

I agree that he should kick sme dust.

Peter
.

Relevant Pages

  • Re: P4PE and 3.06HT Problems
    ... I have an Antec 400W Power supply. ... >> this CPU. ... >You lucky dog :-) You bought a Mobile P4. ... Usually, when they first start, the clock is 100MHz, the ...
    (alt.comp.periphs.mainboard.asus)
  • Re: P4PE and 3.06HT Problems
    ... I have an Antec 400W Power supply. ... > this CPU. ... You lucky dog :-) You bought a Mobile P4. ... the clock is at 133MHz. ...
    (alt.comp.periphs.mainboard.asus)
  • Re: Mixed clocked/combinatorial coding styles (another thread)
    ... I don't consider my SPI code as finished but I've seen what ... of the SPI clock at the master where it *should* be for a normal SPI system. ... But does this choice force me to, for example, clock the CPU ... If that's not your case, then you've got a wimpy CPU, but in that situation you wouldn't have a clock divider, and the data handling would be done differently. ...
    (comp.lang.vhdl)
  • Re: Stolen and degraded time and schedulers
    ... If you want accurate time accounting, don't use the TSC. ... The adjustments that I spoke of above are working regardless of ntp .. ... as does interrupt latency since the clock is essentially ... CPU does work as a timebase, then using the same warping mechanism would ...
    (Linux-Kernel)
  • Re: IIGS Acceleration Idea
    ... from the ram refresh to the slot timing to the mainboard and slot RAM addressing. ... To speed up the IIgs you'd have to implement a new CYA chip to produce all the timing and address signals for the main board plus the faster clock for the IIgs. ... Replace the CPU with a high speed CPU and simple 20x clock circuit. ... you will have to redesign Apple //e or Apple IIgs motherboard. ...
    (comp.sys.apple2)